Abstract
Introduction
Application specific high perforinance integrated circuits (IC's) for signal processing need multipliers which have specific nuniber of bits (multiplier and multiplicand word size). For example video filters require 8 bits for the signal and 8 to 12 bits for the filter coefficients depending on the algorithm and implementation. Audio filters require 14 to 16 bits for t8he signal and up to 24 bits for the coefficient. Therefore, automatic data-path synthesis for high-performance signal processing IC's requires a multiplier generator which is bit specific. The traditional approach to this problem is to use array multipliers [l] . But array multipliers suffer from latency which increases linearly with the increase in n (where n is the minimum of multiplier and multiplicand word size).
For low latency applications a tree architecture is attractive. So far, tree architecture has not been considered for automa.tic multiplier genemtion because they have been considered to be irregular. However, the recent results of [a] , [3] which have been in the context of full custom floating point multiplier design, have modified the architecture to make it regular and relatively easy to layout, than previously known. We ext,end these results in such a way so that it is possible to automa.tically generate efficient n+2 coinpressors which form t,he core of the tree mult,ipliers. We introduce a t,ree architecture wit,li new circuit synthesis and layout synthesis techniques which is extremely regular and easy to generak for 'n in the ra.nge 3 5 11 5 64.
Latency of tshe resultin architecture is the same as that of a Wallace tree [4fexcept for certain values of n for which the latency is greater than that of the Wallace approach by one 3-2 compressor delay. Further, this architecture can be easily pipelined. The paper is organised as follows. We begin in Section 2 with a review of existing carry-save tree architectures. In Section 3, we present the new tree architecture with the algorithm for circuit synthesis which helps in automating the layout generation for any n in the range 3 5 n 5 64. This is a recursive methodology of assembling compressors for any n from lower sized compressors. Also the predicted latency of the resulting circuit is present,ed in the form of a procedure for all n, in the range 3 5 n 5 64.
In Section 4, we present the layout synthesis procedure with an example layout, of 11-2 compressor. The hardware resource required for any n -+ 2 compressor is also discussed. In Section 5, the features of this new methodology for circuit and layout Synthesis is presented. The actual latency found using the timing simulator SLS [5] on the circuit extracted from the layout is compared with the latency predicted using the procedure developed in Section 3. In Section 6, we summarise the work and also provide a brief description of the further developments that are envisaged.
Existing Tree Architectures
All existing t$ree multipliers use the carry-save principle. The important functional stages in a carry-save tree multiplier are the following: (i) the first stage is the partia.1 product generation, (ii) the second stage is the partial product compression stage which forms the core of the tree multiplier and is the focus of this paper, and (iii) the third stage which adds the sum and carry outputs of the second stage to yield the result. We begin our discussion of partial product compression with a review of the existing tree architectures.
The Wallace tree architecture supports fully parallel partial product reduction [4] . The classic 3-input Wallace tree element is a carry-save adder which accepts 3-hit wide opera.nds and exports a 2-bit wide result, i.e., the 3-2 compressor takes 3-inputs of same weight and produces 2 outputs, a sum of weight 1 and a ca.rry of weight. 2. Given t,he nature of the 3-2 compressor, it is impossible to build a completely regular 6th lnternatlonal Conference on VLSI Deslgn -January 1993 tree architecture [a] .
To overcome the above mentioned problem with I he Wallace tree, one can use a 4-2 compressor as the basic building block [a] . The 2-to-1 reduction of the 4-2 compressor produces a binary tree structure which is much more regular than the Wallace tree which uses only 3 4 2 compressors. An extension of this idea for any n in the range 3 5 n 5 64 will not give a solution with minimal hardware and latency for all n (except for the case where n is a power of 2).
Song and DeMicheli [3] have used a 9-2 compressor family which consists of a set of compressors that includes 3-2, 4-2, 6-2 and 9-2 compressors to construct a 27-2 compressor for implementing a floating-point double-precision multiplier. An extension of this approach will not give a solution with mini m d hardware and latency for all n in the range 3 5 n 5 64 (except for a particular strict subset of multiples of 3 or 4). 3 New Tree Architecture
From our previous discussion, one can infer that a circuit synthesis methodology for tree multipliers for all n in the range 3 5 n 5 64 cannot, be realised from the existing approaches. Our solution to the problem is presented below.
We propose a recursive methodology of assembling a compressor for any n in the range 3 5 n 5 64 from lower sized compressors, with 3-2 and 4-2 compressors as the basic building blocks. This recursive circuit synthesis leads to a highly regular and modular layout. The basic cell library consists of 3-2 and 4-+2 compressors. The 3-2 compressor is the standard carry-save adder and the layout is designed using a standard full adder circuit [GI. The 4-2 compressor is constructed using two 3-2 compressors as reported in [2](refer Figure l(a) ).
Given the basic cells 3-2 and 4-2 compressors, we use a recursive algorithm for circuit synthesis for any n-2 compressor for n in the range 3 I n 5 64 as follows~ :
'The 5-2 compressor is not included in the procedure as it is not required for any other value of n. If a specific 5-+2 compressor is required t.hen it can be constructed as a basic n-2 is now composed of n1-2, n2-2 and n3+2 in the first stage followed by a 6-2 in the second stage. For n = n1, n = n2, n = n3 and n = 6 goto TOP.
Latency of the New Tree Architecture
The latency2 of an n-2 coimpressor is expressed in terms of the nuinber of 3-2 compressor delay. Normalising the latency of the 3-+2 compressor as 1 (i.e., C[3-2 = 1 , the latency of the 4-+2 compressor is 2 (i.e., C 1 1 4 4 2 = 2). Note that a 6-2 coinpressor synthesised by the above procedure (refer Figure l(b) ) has a latency C[6-2] = 3. The latency of these cells are the same as the corresponding Wallace tree. Latency for any n can be found using the following procedure3. 
Layout Synthesis
The layout of a 3 1 2 compressor slice is a resized version of the standard coinbina.tional adder layout [B] and implemented in the C 3 T U , double metal single poly 1.6-pm CMOS process using the NELSIS IC design system [5] . It For any general n i 2 compressor the circuit synthesis is done recursively using the algorithm described in the previous Section. In the corresponding layout synthesis which is recursive, tlie compressors used in each stage are placed one below the other followed by a 4-2 or a 6-2 compressor depending on the value of n. This recursion continues until each compressor is split into lower order compressors which are basic cells (namely 3-2 and 4-2 compressors). The final layout for the slice is therefore a stack of appropriately placed 3 1 2 compressors with Gin and Chut lines that abut correctly with neighbouring slices.
The floorplan of a 11-42 compressor slice using this synthesis methodology is shown in Figure 2 . Following the floorplan from the top of the figure, one can see two 4-2 compressors, a 3-2 compressor and then a 6-2 compressor. The 6-2 compressor itself consists of two 3+2 compressors followed by a 412 compressor. Note that in the actual layout there is no vertical space between the compressor slices, i.e., all the basic cells in a compressor slice abut vertically. The spacing has been introdnced in Figure 2 merely for a clear presentat,ion of the routing.
Hardware Resources
Let H3-2 arid "3-2 denote the height and width of a 3-42 compressor cell respectively. In our case ( m x n,) tree multiplication whose outputs are in carry and save form, one would require (m+n-1) number of 7 2 4 2 compressor slices. The area of such a multiplier is given by Areamuit = ( m + n -1) x Wslace x Hsriee.
Discussioii and Evaluation
The features of tlie new methodology for circuit and layout synthesis of the tree architecture can be summarised as follows: the circuit) is also embedded in t h e floorplan of 1 1 1 2
No input line to any stage in a n+2 compressor slice is routed directly to the next stage without being compressed at that stage. This feat,ure has enabled us to come up with a new recursive methodology for circuit and layout synthesis which results in a highly regular and modular tree architecture and faci1itat)es easy automatic layout genera tion.
The number of basic 3-2 compressor slices that are used in the construction of an n-2 compressor slice is (72 -2) which is same as the number of 3-2 compressor slices that are required for the Wallace tree. The latency for these n listed here is greater than Wallace approach by one 3-2 compressor delay.
The 8-2 compressor obtained using this circuit and layout synthesis procedure is the same as that reported in [2] . The 6-2, 9-2 and 2 7 4 2 conipressors obtained using this methodology are the sa.me as that reported in [3] . Thus, existing conipressors are special cases of our methodology.
0 It is easy to pipeline this architecture by considering a single slice of the multiplier. Depending on the degree of pipelining required, the appropriate number of pipelining registers are introduced and retimed to pipeline the slice into stages with equal delay.
0 Extension to two's complement number system is straightforward. The difference lies in the nuniber of slices of n-2 compressor required for 2's complement multiplier and partial product gerieration based on Baugh-Wooley algorithm.
0 Since there a.re only two basic cells, namely 3-2 and 4-2 compressor slices, any advances in circuit design or technology that lead to better basic cells can be easily incorporated into our synthesis methodology.
The delay of the 3 4 2 compressor siniulated using SPICE at 27°C is 3.4411s. The simulation carried out in timing simulator SLS [5] gives a delay of 3.611s. The higher order n+2 compressors are simulat,ed using the timing simulator SLS. The comparison table for predicted latency using the procedure discussed before and the actual value measured by the tinling siri-1-ulator SLS on t,he circuit extracted from the layout (which takes into a.ccount the parasitics capacitances and resistances) is given below. Note the effect of routing that results in an actual delay tha.t is more than that predicted by the procedure of Section 3. The atlditiond delay can in fact also be predicted (without simulation) since the critical input line and its length can be calculated for each value of n as part of the synthesis procedure. We have presented a new tree architecture with a recursive algorithm for circuit and layout synthesis which helps in easy automatic layout generation for any n-2 compressor for n in the range 3 5 n 5 64.
The architecture leads to a regular arid modular layout and hence easy layout generation. Further, the recursive nature of the synthesis procedure makes it very easy to assemble a high order compressor, once the lower order compressors that it needs are ready. The area for any n-+2 compressor is predicted accurately. The latency for a.11 n-2 compressors cam also be predicted. It has been shown that performamce of the compressors is close to what is achievable with det,ailed full-custom design. The methodology has been used to develop various sized compressors, including a 37-2 compressor.
The present layout synthesis methodology suffers from two drawbacks, namely the effective multiplier area has a parallelogram shape and hence results in area of the multiplier being used inefficiently and secondly the partial product generation has to be done external to the partial compression area. We are currently addressing these two issues by pursuing a layout synthesis methodology which is a generalisation of the layout technique used in [7] . In this alternate technique the partial product generation will be incorporated along with the compression. Initial investigation indicate that the resulting layout will be nearly isquare with significant overall area reduction.
